

Novel Single-Phase Multilevel Inverter Topology Based on Cascaded Connection of Basic Units

R. Shalchi Alishah¹ D. Nazarpour² S. H. Hosseini³ M. Sabahi⁴

Abstract–Recently, several numbers of multilevel inverter topologies have been presented that the numbers of power electronic devices have been reduced. This paper presents a novel single-phase topology for multilevel inverter. The proposed topology is based on cascaded connection of basic units. This topology uses minimum number of power electronic components such as IGBT, gate driver circuit and antiparallel diode. For proposed topology, two methods are presented for determination of dc voltage sources values. The proposed topology is used in medium and high-voltage applications. The proposed topology is compared with other topologies which recently have been proposed. MATLAB/SIMULINK software is used for simulation.

Keywords–Multilevel inverter, classical topologies, modulation control, total harmonic distortion.

I. INTRODUCTION

Compared to two level inverter, Multilevel inverters can generate output voltage waveform with fewer total harmonic distortions (THD) and the value of voltage stress on power electronic devices is low [1, 2]. Multilevel inverters are used in more applications such as renewable energy sources, Electric/Hybrid electric vehicles, FACTS devices and so on [3-5]. There are three types of classical multilevel inverter topologies which have been named as follows:

- Diode Clamped Multilevel Inverter [6].
- Flying capacitors Multilevel Inverter [7].
- Cascade Multilevel Inverter [8].

The most important part of multilevel inverter is switches. Because increasing the number of switches is caused that the costs and circuit size increase and the control of switches will be a big problem [9, 10]. Cascade Multilevel Inverter utilizes the least number of power electronic components in comparison with diode clamped and flying capacitor inverters.

Cascade converter is divided into two configurations which are named symmetric and asymmetric configurations. The symmetric configuration uses the dc voltage sources of the same magnitude. In the asymmetric configuration, the values of the dc sources are non-equal. Asymmetric configuration can generate more number of output voltage levels in comparison with asymmetric configuration [11, 12]. The symmetric configuration has the advantage of modularity that makes them simple to design and extend. But, the number of power electronic switches increases.

However, the asymmetric configuration has more complex design and providing the dc sources of various magnitudes can be a big difficulty. On the other words, the number of output voltage levels increases leading to reduction in the number of required power electronic elements.

Therefore, to reduce the number of power electronic devices a new topology for multilevel inverter has been presented in [13]. But, this topology needs more number of bidirectional switches.

In [14], a novel topology for multilevel inverter has been presented. Compared to proposed topology in [13], this topology needs less number of switches. But, this topology uses only one full-bridge converter and the switches of full-bridge converter require withstanding more voltage levels and it is restriction in high-voltage applications.

Several modulation technique have been improved for multilevel inverters such as sinusoidal pulse width modulation (SPWM), selective harmonic elimination (SHE-PWM), space vector modulation (SVM), fundamental frequency switching and so on [15]-[19]. This paper focuses on fundamental frequency switching strategy for trigger the power electronic switches for controlling and generating output voltage levels.

This paper presents a new topology for multilevel inverter which needs minimum number of power electronic elements.

II. PROPOSED TOPOLOGY

Fig. 1 shows the basic unit structure for proposed multilevel inverter. This structure consists of four unidirectional switches (T_1, T_2, T_3, T_4) and one bidirectional switch (S). The unidirectional switches include an antiparallel diode and an IGBT. For bidirectional switches several structures are used. In this structure, the common emitter structure is used which consists of two antiparallel and two IGBTs. This structure of bidirectional switch needs only one gate driver circuit. The dc voltage sources values are the same.




Fig. 1: Basic unit structure for proposed multilevel inverter.

The paper first received 24 Oct 2013 and in revised form 8 Jan 2014.

Digital Ref: APEJ-2013-10-425

^{1,2} Department of Electrical Engineering, Urmia University, Iran.

E-mail: ¹Rasoul.shalchi@gmail.com, ²d.nazarpour@urmia.ac.ir,

^{3,4} Department of Electrical Engineering, Tabriz University, Tabriz,

E-mail: ³hosseini@tabrizu.ac.ir, ⁴sabahi@tabrizu.ac.ir

This basic unit can generate five levels at the output voltage (0, V, -V, 2V, -2V). Table I shows the switching states of proposed basic unit for generation five levels at the output voltage waveform.

Table 1: Switching States of Proposed Basic Unit

State	Switches					Output voltage
	S	T_1	T_2	T_3	T_4	
1	0	1	1	0	0	0
2	1	0	0	0	1	V
3	1	0	1	0	0	-V
4	0	1	0	0	1	2V
5	0	0	1	1	0	-2V

To generate an output voltage waveform with high quality and lower value of harmonic distortions, the number of output voltage waveform must be increased. Therefore, a cascade topology based on series connection of basic units is proposed. Fig. 2 shows the proposed cascade multilevel inverter. The output voltage of the proposed cascade inverter is obtained by:

$$V_o = V_{o1} + V_{o2} + \dots + V_{on} \quad (1)$$

The number of IGBTs in proposed cascade topology is given by the following relationship:

$$N_{IGBTs} = 6n \quad (2)$$

In this topology, the bidirectional switches uses only one gate driver. Therefore, the number of gate driver circuits is given by:

$$N_{driver} = 5n \quad (3)$$

In this equations, N_{IGBT} and N_{driver} represent the number of required IGBTs and gate driver circuits. In this topology, the dc voltage sources values of each basic unit are the same. For proposed cascade converter two methods are presented to generate all levels (odd and even) in the output voltage.

A. First Method

In this method, the values of dc sources are the same. In the other words, we have

$$V_1 = V_2 = \dots = V_n \quad (4)$$

Because the values of dc sources are the same, this topology is named symmetric topology. For this method, the number of output voltage levels is calculated by the following equation:

$$N_{level} = 4n + 1 \quad (5)$$

where n represents the number of basic units in the proposed cascade structure. From (2) and (5), we have

$$N_{level} = \frac{2}{3} N_{IGBT} + 1 \quad (6)$$

Considering (3) and (5), the relation between the number of output voltage levels and gate drivers will be:

$$N_{level} = \frac{4}{5} N_{driver} + 1 \quad (7)$$




Fig. 2: Proposed cascade multilevel inverter structure.

B. Second Method

In this method, the magnitudes of dc voltage sources are obtained by:

$$V_1 = V \quad (8)$$

$$V_m = 5^{m-1} V \quad m = 2, 3, \dots, n \quad (9)$$

Using this method, the number of output voltage levels is calculated by:

$$N_{level} = 5^n \quad (10)$$

Using (2) and (10), the relation between the number of output voltage levels and IGBTs will be:

$$N_{level} = 5^{\frac{N_{IGBT}}{6}} \quad (11)$$

Considering (3) and (5), we have

$$N_{level} = 5^{\frac{N_{driver}}{5}} \quad (12)$$

In this method, the magnitudes of dc sources are non-equal. Hence, this method is named asymmetric configuration. It is noticeable that Instead of dc voltage sources, we can use capacitors, fuel cells and so on.

III. COMPARISON OF PROPOSED TOPOLOGY WITH OTHER TOPOLOGIES

In this section, the proposed topology is compared with other topologies in terms of IGBTs, antiparallel diodes, gate drivers and the maximum voltage stress on switches.

A. Comparison between proposed symmetric topology

(first method) and classical symmetric cascade topology.

Fig. 3(a) and (b) compare the number of IGBTs and gate drivers versus the number of output voltage levels for proposed symmetric topology (first method) and classical symmetric cascade topology, respectively. This figures show that proposed symmetric topology needs less number of IGBTs and gate drivers.

It is noticeable that in the recommended structure and proposed topologies in [13] and [14], the number of antiparallel diodes and IGBTs are equal. Hence, recommended structure needs fewer numbers of antiparallel diodes in comparison with other topologies.




Fig. 3: Comparison between proposed symmetric topology (first method) and classical symmetric cascade topology in terms of (a) The number of IGBTs; (b) The number of gate drivers.

B. Comparison between proposed asymmetric topology (second method) and proposed topologies in [13] and [14].

It is important to note that in the presented topologies in [13] and [14] have been utilized bidirectional switches that are composed of two IGBTs and this bidirectional switch needs only one gate driver circuits. Fig. 4(a) and (b) compare the number of IGBTs and drivers versus the number of output voltage levels for proposed asymmetric topology (asymmetric method) and proposed topologies in [13] and [14].

It is obvious that the second method of proposed topology requires fewer numbers of IGBTs and drivers in comparison with proposed topologies in [13] and [14]. It

results in the reduction of cost, losses, circuit size and simple control strategy. The gate driver circuits are the electronic part of the circuit and increasing the number of gate driver circuits is a considerable. Because increasing of the number of gate drivers cause increasing costs and control complexity.




Fig. 4: Comparison between proposed asymmetric topology and proposed topologies in [13] and [14] in terms of (a) The number of IGBTs; (b) The number of gate drivers.

It is noticeable that the proposed structure utilizes multiple cascaded full-bridges in the output side of the converter, while the presented structure in [14] utilizes one full-bridge in the output side and this full-bridge converter have to withstand a voltage equal to sum of all of dc sources. This leads to restriction on the high-voltage applications. However, the proposed cascade switched-diode converter can be used in high voltage applications.

For proposed cascade topology, with assumption that the value of voltages in the j th basic unit is equal to V_j , the maximum voltage stress of bidirectional and unidirectional switches will be V_j and $2V_j$, respectively. But, the maximum voltage stress of switches in the proposed topologies in [13] and [14] is high and it is an important advantage.

IV. FUNDAMENTAL FREQUENCY-SWITCHING STRATEGY

To control of the switches of the proposed multilevel inverter topology, the fundamental frequency-switching strategy is utilized. Because the fundamental frequency-switching strategy has its low switching frequency in comparison with other strategies and it is an advantage [13, 20]. For power converters, the total harmonic distortion (THD) is a popular performance index, which evaluates the quantity of harmonic contents in the output waveform. For sinusoidal waveform, the THD is defined as follows:

$$THD = \frac{\sqrt{\sum_{n=3,5,7,\dots}^{\infty} V_{o,n}^2}}{V_{o,1}} = \sqrt{\left(\frac{V_{o,rms}}{V_{o,1}}\right)^2 - 1} \quad (13)$$

In this equation, n represents the order of the corresponding harmonic, while the sub-index 1 corresponds to the fundamental frequency. Therefore, V_{on} and V_{o1} are the rms of the n order harmonic and fundamental of the output voltage waveform, respectively. Also, V_{orms} represents the rms magnitudes of the output voltage. In above equation, the magnitude of V_{o1} and V_{orms} can be calculated using the following equations, respectively:

$$V_{o,1} = \frac{2\sqrt{2}V}{\pi} \times \sum_{j=1}^{N_{level}} \cos(\theta_j) \quad (14)$$

$$V_{o,rms} = \frac{2\sqrt{2}V}{\pi} \times \sqrt{\sum_{n=1,3,5,\dots}^{\infty} \left(\sum_{j=1}^{N_{level}} \frac{\cos(n\theta_j)}{n}\right)^2} \quad (15)$$

In this equation, N_{level} is the number of levels and the values of $\theta_1, \theta_2, \theta_3, \dots, \theta_{N_{level}}$ represent switching angles and is calculated by:

$$\theta_j = \sin^{-1}\left(\frac{j-0.5}{N_{level}}\right) \quad j = 1, 2, 3, \dots, N_{level} \quad (16)$$

In this equation, N_{level} represents the number of generated levels at the output voltage waveform. Using (13-16), it is obvious that the magnitude of THD depends on the number of levels and switching angles. It is clear that increasing the number of levels leads to the multilevel inverter produces near-sinusoidal output voltage waveform and as a result, very low harmonic distortion. The objective of this paper is not the calculation of the optimal switching angles in order to the elimination of selected harmonics and reducing the total harmonic distortion (THD).

V. SIMULATION RESULTS

In order to validate the proposed multilevel inverter, MATLAB-Simulink software has been utilized. The simulation studies are carried out for a structure that the first and second methods of determination of dc voltage

sources are applied. Fig. 5 shows the proposed cascade structure, which consists of two basic units. The selected parameters for testing are:

- (a) An $R-L$ load with $L=50mH$ and $R=100 \Omega$
- (b) Load frequency= $50Hz$.




Fig. 5: Proposed cascade structure.

A. Simulation results based on the first method:

In this method, the values of dc voltage sources are equal and have been considered 60 volts ($V_1 = V_2 = 60V$). Therefore, using this method, this structure can generate nine levels at the output voltage waveform.

The output voltage and current waveforms and their corresponding Fourier spectrums are shown in Fig. 6 and 7, respectively. THD of the output voltage and current based on simulations are 8.14% and 3.26%.




Fig. 6: Output voltage and harmonic spectrum of 9-level inverter (THD=8.14%).




Fig. 7: Output current and harmonic spectrum of 9-level inverter (THD=3.26%).

B. Simulation results based on the second method:

In this method, the dc voltage sources values are selected ($V_1=20V$) and ($V_2=100V$). Therefore, using this method, this structure can generate 25 levels at the output voltage waveform. Fig. 8(a) and (b) show the output voltage of (v_{o1}) and (v_{o2}). Fig. 8 (c) and (d) show output voltage and currents waveforms. THDs of the output voltage and current based on simulations are 2.44% and 0.43%, respectively.




Fig. 8: Simulation results for 25-level cascade inverter. (a) Output voltage of the first stage (v_{o1}); (b) Output voltage of the second stage (v_{o2}); (c) Output voltage and harmonic spectrum (THD=2.44%); (d) Output current and harmonic spectrum (THD=0.43%).

The comparison of THDs of output voltage and current in

the two simulated methods show that increasing the number of levels leads to the multilevel inverter produces output voltage waveform with very low THD. For increasing high power quality and desired output voltage waveform, other switching strategy should be applied to the converter or the number of voltage levels should be increased. Based on this figure and the value of THD for current, it is clear that the load current is almost sinusoidal. Because, the R-L load of the converter (R-L) behaves as a low-pass filter for the current.

VI. CONCLUSION

In this paper, a new structure for multilevel inverter with reduced number of IGBTs and gate drivers, antiparallel diodes was presented. Less number of the IGBTs and drivers leads to the reduction of size, simple control strategy and high efficiency. Two methods for determination of dc voltage source values were suggested. This technique provides more voltage levels without increasing number of power electronic components. Comparison among the proposed converter with other similar topologies has been provided. It is shown that the proposed topologies, has many levels with fewer components. Fundamental frequency-switching method was applied to the new topology to trigger the power switches for controlling the voltage levels generated on the output.

REFERENCES

- [1] G. Gong, M. L. Heldwein, U. Drogenik, J. Minibock, K. Mino, and J. W. Kolar, "Comparative evaluation of three-phase high-power-factor ac-dc converter concepts for application in future more electric aircraft," *IEEE Transactions on Industrial Electronics*, vol. 52, no. 3, pp. 727–737, 2005.
- [2] Shalchi Alishah, R., Nazarpour D., Hosseini, S. H., Sabahi M.: "Switched-diode structure for multilevel converter with reduced number of power electronic devices," *IET Power Electron.*, vol. 7, no. 3, pp. 648 – 656, 2014.
- [3] M. F. Escalante, J.-C. Vannier, and A. Arzande, "Flying capacitor multilevel inverters and DTC motor drive applications," *IEEE Trans. Ind. Electron.*, vol. 49, no. 4, pp. 809–815, Aug. 2002.
- [4] S.Daher.; J.Schmid.; F.L.M Antunes, , "Multilevel inverter topologies for stand-alone PV systems," *IEEE Trans. Ind. Electron.*, vol. 55, no. 7, pp. 2703 – 2712, Aug. 2008.
- [5] M. N. A. Kadir; S. Mekhilef, and H. W. Ping "Voltage vector control of a hybrid three-stage eighteen-level inverter by vector decomposition" *IET Trans. Power Electron.*, vol.3, no. 4, pp.601-611, 2010.
- [6] J. Zhao, Y. Han, X. He, C. Tan, J. Cheng, and R. Zhao, "Multilevel circuit topologies based on the switched-capacitor converter and diode-clamped converter," *IEEE Trans. Power Electron.*, vol. 26, no. 8, pp. 2127–2136, Aug. 2011.
- [7] Shalchi Alishah, R., Nazarpour D., Hosseini, S. H., Sabahi M., "Design of New Single-phase Multilevel Voltage Source Inverter," *International Journal of Power Electronics and Drive Systems*, vol. 5, no. 1, pp. 45-55, 2014.
- [8] J. Ebrahimi, E. Babaei, and G. B. Gharehpetian, "A new topology of cascaded multilevel converters with reduced number of components for high-voltage applications," *IEEE Trans. Power Electron.*, vol. 26, no. 11, pp. 3109–3118, Nov. 2011.
- [9] Shalchi Alishah, R., Nazarpour D., Hosseini, S. H., Sabahi M.: "Switched-diode structure for multilevel converter with reduced number of power electronic devices," *IET Power Electron.*, vol. 7, no.3, pp. 648 – 656, 2014.
- [10] E.Babaei, , S.H.Hosseini: 'New cascaded multilevel inverter topology with minimum number of switches', Elsevier J. Energy Convers. Manage., vol. 50, no.11, pp. 2761–2767, 2009.

[11] Ruiz-Caballero, D., Ramos-Astudillo, R., Mussa, S.A., Heldwein, M.L.; ‘Symmetrical hybrid multilevel dc-ac converters with reduced number of insulated dc supplies’, *IEEE Trans. Ind. Electron.*, vol. 57, no. 7, pp. 2307–2314, 2010

[12] Lezana, P., Rodriguez, J., Oyarzun, D.A.: ‘Cascade multilevel inverter with regeneration capability and reduced number of switches’, *IEEE Trans. Ind. Electron.*, vol. 55, no. 3, pp. 1059–1066, 2008.

[13] Babaei, E., Hosseini, S.H., Gharehpetian, G.B., Tarafdar Haque, M., Sabahi, M.: ‘Reduction of dc voltage sources and switches in asymmetrical multilevel converters using a novel topology’, *Elsevier J. Electr. Power Syst. Res.*, vol.77, no.8, pp. 1073–1085, 2007.

[14] Babaei, E.: ‘A cascade multilevel converter topology with reduced number of switches’, *IEEE Trans. Power Electron.*, vol.23, no.6, pp. 2657–2664, 2008.

[15] S. Mekhilef, A. M. Omar and N. A. Rahim, “Modeling of three-phase uniform symmetrical sampling digital PWM for power converter,” *IEEE Trans. Ind. Electron.*, vol. 54, pp.427-432, 2007.

[16] S. Mekhilef, M. N. Abdul Kadir, “Novel vector control method for three-stage hybrid cascaded multilevel inverter,” *IEEE Trans. on Ind. Elec.*, pp.1339 - 1349, 2010.

[17] Shalchi Alishah, R., Nazarpour D., Hosseini, S. H., Sabahi M.: ‘Novel Topologies for Symmetric, Asymmetric and Cascade Switched-Diode Multilevel Converter with Minimum Number of Power Electronic Components,’ *IEEE Trans. Ind. Electron*, vol. 61, no.10, pp. 5300 - 5310, 2014.

[18] P.T.Josh, J. Jerome, A. Wilson, “The Comparative Analysis of Multi-Carrier Control Techniques for SPWM Controlled Cascaded H-Bridge Multilevel Inverter,” *proc. of icetect*, pp. 459-464, 2011.

[19] Z. Du, L. M. Tolbert, and J. N. Chiasson, “Active harmonic elimination for multilevel converters,” *IEEE Trans. Power Electron.*, vol. 21, pp. 459–469, 2006.

[20] D. C. Ludois, J. K. Reed, G. Venkataramanan, “Hierarchical control of bridge-of-bridge multilevel power converters,” *IEEE Trans. Ind. Electron.*, vol. 57, pp. 2679–2690, 2010.

to Sept. 1991, he was visiting professor in the University of Queensland, Australia. From Sept. 1996 to Sept. In 1997, he was visiting professor in the University of Western Ontario, Canada. His research interests include Power Electronic Converters, Matrix Converters, Active&Hybrid Filters, Application of Power Electronics in Renewable Energy Systems and Electrified Railway Systems, Reactive Power Control, Harmonics and Power Quality Compensation Systems such as SVC, UPQC, FACTS devices.



Mehran Sabahi was born in Tabriz, Iran, in 1968. He received the B.Sc. degree in electronic engineering from the University of Tabriz, the M.Sc. degree in electrical engineering from Tehran University, Tehran, Iran, and the Ph.D. degree in electrical engineering from the University of Tabriz, in 1991, 1994, and 2009, respectively. In 2009, he joined the Faculty of electrical and computer engineering, University of Tabriz, where

he has been an assistant professor since 2009. His current research interests include power electronic converters and renewable energy systems.

BIOGRAPHIES



Rasoul Shalchi Alishah was born in Alishah, Iran, in 1989. He received the B.Sc. degree in Power electrical engineering from the Azad University of Tabriz, Tabriz, Iran, in 2011 and the M.Sc. degree in power electrical engineering from Urmia University, Urmia, Iran, in 2013. His current research interests include power electronic converters, multilevel converters, Z-source and matrix converters, Application of Power

Electronics in Renewable Energy Systems, Harmonics and Power Quality. Since 2014, he has been a member of the Iran Elites National Foundation. He is the author of more than 20 journal and conference papers. Also, he is a reviewer and Editorial Board member of several international journals.



Daryoosh Nazarpour was born in Urmia, Iran in 1958. He received his B.Sc. degree from Iran University of Science and Technology, Tehran, Iran in 1982 and the M.Sc. degree from Faculty of Engineering, University of Tabriz, Tabriz, Iran in 1988. He received the Ph.D. degree from Tabriz University, in 2005 in Electrical Power Engineering. He is now an Assistant Professor in Urmia University, Iran. His research interests

include power electronics, and flexible AC transmission system (FACTS).



Seyed Hossein Hosseini was born in Marand, Iran, in 1953. He received the M.S. degree from the Faculty of Engineering University of Tabriz, Iran in 1976, the DEA degree from INPL, France, in 1978 and the Ph.D. degree from INPL, France, in 1981 all in electrical engineering. In 1982, he joined the University of Tabriz, Iran, as an Assistant Professor in the Department of Electrical Engineer.

From 1990 to 1995, he was an Associate Professor in the University of Tabriz. Since 1995, he has been Professor in the Department of Electrical Engineer, University of Tabriz. From Sept. 1990